NONLINEAR MODELING for MMIC's

Donald Estreich

Hewlett-Packard Company
Microwave Technology Division
Santa Rosa, CA 95401

ABSTRACT

Nonlinear microwave CAD as applied to GaAs MMIC's is still in its infancy. A brief review is given of some of the work on modeling the nonlinear or "large-signal" behavior of the GaAs FET and nonlinear microwave circuit simulation. This is an important topic to the future success of GaAs MMIC's. Several important issues are raised with respect to nonlinear CAD for GaAs MMIC's.

INTRODUCTION

Many GaAs MMICs are designed today using "linear" CAD tools and "small-signal" device models. However, all MMICs exhibit nonlinear behavior. For example, the designer of a "small-signal amplifier" typically wants to know at what level the amplifier saturates (i.e., gain compression), and what the harmonic distortion looks like as a function of input drive. Of course, many circuits depend on nonlinearity to operate such as oscillators, mixers, and detectors. In the world of digital circuits, FETs are used as switches -- "large-signal" models are required for circuit simulation. This paper briefly reviews the present state of nonlinear circuit simulation tools and FET models available for GaAs MMIC design. In addition, many of the major issues facing MMIC designers are brought out in the discussion.

THE DRIVING FORCE BEHIND NONLINEAR SIMULATION OF GaAs MMIC's

Ultimately the success of GaAs MMIC's comes down to cost. R. A. Pucel [1] has described the need for a "cost-driven", as opposed to a "performance-driven", design methodology. In other words, the MMIC designer needs the tools and methodology to design GaAs IC's right the first time with high yields during manufacturing. Pucel pointed out the need for better CAD software, a parameter data base to call upon (after all, models can be no better than the data available),

the inclusion of layout in the design cycle, and the necessity for design optimization with tolerances [1].

Obviously the MMIC designer must have accurate models for all components used in MMIC's, fast simulation engines capable of handling nonlinear distributed networks, and post processing of the data for ease of interpretation. Successful MMIC design requires simulation of all of the important parameters, including nonlinear or large-signal behavior, at the initial design stage with confidence.

FET MODELS FOR CIRCUIT SIMULATION

The GaAs MESFET (or MODFET) is a highly nonlinear active device. The GaAs FET is the most important nonlinear component used in GaAs MIC and MMIC design. Many workers have tackled the problem of modeling the MESFET (and MODFET). Some of this work (which is best known to this author) is referenced below.

The initial modeling work of Shockley [2] did not include velocity saturation. Of course, velocity saturation is a dominant feature in short channel GaAs FETs. Velocity saturation is generally included by either a two-region partitioning or with an analytic v-E relation. The effect of velocity saturation was first included by Turner & Wilson [3]; Hower & Bechtel [4] extended this work to a "small-signal" model. Other important modeling work following this general framework is Grebene & Ghandhi [5], and Lehovec & Zuleeg [6]. A three-region model was developed by Shur & Eastman [7] which modeled for the static dipole under the gate. One of the most widely referenced models is that of Pucel, Haus, & Statz [8] which has greatly influenced much of the modeling work since 1975. The above models are primarily analytical models.

Another class of models is that of the numerical two-dimensional device simulators using the semiconductor transport equations coupled to Poisson's equation (or Monte Carlo and hydrodynamic calculations). These include the work of Kennedy & O'Brien [9], Reiser [10], Barnes, et al. [11], Himsworth [12], and Grubin [13], to cite only some of the early work. While

this modeling work has been very important in understanding the physics of the short channel FET, these models are not practical for circuit simulation because of their long computation times.

Two-dimensional numerical simulation by Yamaguchi & Kodera [14] was coupled to an analytical expression for the electron density in the channel. This allowed for a much simplified model which still retained some of the features from the full 2D analysis (e.g., velocity rotation in the channel accounted for the output conductance). Shur & Eastman [7] used results from Yamaguchi & Kodera in developing their model. Madjar & Rosenbaum [15] started with the work of Yamaguchi & Kodera and extended it into a fully analytic model.

The empirical approach by Willing, Rauscher, and de Santis [16] used S-parameters at representative bias points to determine the element values of their model as a function of the terminal voltages. Time domain analysis was used in [16]. Peterson, Pavio & Kim [17] extended this work to include gate forward conduction and gate-to-drain breakdown; they used both S-parameters and pulsed I-V measurements for parameter determination. Another noteworthy model based on DC characteristics was reported by Tajima, Wrona & Mishima [18].

Many of the above mentioned models are not especially suited for standard generic circuit simulation programs (e.g., ASTAP and SPICE). The challenge is to model the FET's nonlinear behavior with a "simple" model suitable for computer simulation of relatively complex circuits in a reasonable time frame. The remainder of this section will discuss modeling work aimed at conventional IC circuit simulators.

The first GaAs IC large-signal MESFET model targeted for circuit simulation (ASTAP initially, and later SPICE) was developed by Rory Van Tuyl [19-20] in 1973. Unfortunately, this analytical model has never been published in full (its development was a continuing effort which continues to this day). It is a four node topology where a bulk node effectively partitions the channel into two regions. This model formed the foundation for later work by H. Yeager [21] on a MODFET (or HEMT) model used in SPICE. In addition, D. Root [22] has extended the Van Tuyl MESFET model to include the formalism set forth by Ward [23] for charge-based, multi-terminal, voltage-dependent capacitance inclusion (4×4 non-reciprocal capacitance matrix). This guarantees conservation of charge and linearization of the I-V equation.

Most JFET and MESFET models intended for SPICE are analytical models of the three node topology (intrinsic portion of the MESFET). This is illustrated in Figure 1. Early work attempted to make use of the Shichman & Hodges model [24] in SPICE (which is of this topology). A model presented by Curtice [25] in 1980 is a major

improvement over Shichman-Hodges and has been used quite extensively, especially for digital GaAs IC simulation. A number of other models have followed the work of Curtice: for example, White & Namordi [26], Brown [27] and Sussman-Fort et al. [28].

Following this same progression, an even more recent analytical model is that of Statz et al. [29]. It has an improved drain current characteristic and much better representation of the (multiterminal) voltage-dependent capacitance than the conventional SPICE JFET model. Capacitance modeling [30-31] in MESFET's has been one of the problem areas for a long time. This model is being implemented in SPICE3 and HARMONICA at the University of California, Berkeley.

Some recent modeling effort has focused on special features. For example, Peltan, Long & Butner [32] have developed a model for improved accuracy in the linear region of operation. Larson [33] has included the frequency dependence of the output conductance in a MESFET model using external components.

Only a fraction of the GaAs FET modeling effort has been included here. Next, nonlinear circuit simulation is discussed.

CIRCUIT SIMULATION PROGRAMS

Several groups have developed unified strategies for the design and analysis of nonlinear networks. Lipparini et al., Rizzoli & Lipparini, and Rizzoli et al. [34-36] have reported a frequency-domain harmonic balance approach [37-38] including optimization by searching both the network parameters and voltage harmonics. Other approaches to this problem have been presented by Chua & Ushida [39], Sobhy et al.


Figure 1.

[40] (using ANAMIC), Hente & Jansen [41] (frequency domain continuation method), and Rhyne & Steer [42] (generalized power series). None of these are available as products (although ANAMIC [48] may eventually be).

Consider commercially available or public domain simulators. Figure 2 gives one perspective where the four quadrants (domains) separate linear from nonlinear and lumped element from distributed element. Simulators such as SUPER-COMPACT and TOUCHSTONE clearly cover the linear-lumped and linear-distributed domains. SPICE [43] and ASTAP [44] do well in the linear-lumped and nonlinear-lumped domains, but are not well suited for the inclusion of distributed elements (although some versions of SPICE have a simple transmission line model). Some MMIC design work has used SPICE [45], but the results are varied. Time domain simulation is clearly of value, but it is quite restrictive because it is not suitable for a large class of microwave circuits. Convergence problems [46] have also been a problem in the time-domain simulation. At present conventional simulators, such as SPICE, do not handle the nonlinear-distributed domain with sufficient generality to be widely useful for MIC and MMIC design. Still, SPICE (or its equivalent) will probably be used for MMIC design in select cases for a long time despite its shortcomings.

Presently interest has been developing in the technique of harmonic balance. Harmonic balance works best on circuits in the steady-state at near sinusoidal condition. HARMONICA [47] is an such a program being developed at U.C., Berkeley; it will be in the public domain (perhaps in late 1987). It is aimed at handling a large class of nonlinear circuits of considerable complexity. Its run times are significantly faster than programs such as SPICE without a reduction in accuracy.

It is not clear at present which simulation approach will eventually be the most fruitful or gain the widest acceptance for nonlinear microwave CAD.

CONCLUSIONS AND IMPORTANT ISSUES

Nonlinear CAD applied to GaAs MMIC's is still in its infancy. There are many problems to be addressed. Work on improved nonlinear active device models and nonlinear simulators will continue for years. It is doubtful if there will ever be "one best nonlinear FET model" which gives acceptable accuracy for all tasks.

Some of the important questions to be addressed include:

(1) Given a good nonlinear FET model, how does one chose the the parameters for the "nominal", the "best" and the "worst" devices for simulations?


Figure 2.

(2) How can "optimization with tolerances" be implemented with respect to the nonlinear behavior of MMIC's?

(3) Is robust "optimization" going to be practical for nonlinear circuits with many active devices? Or even a few active devices?

(4) Will nonlinear simulators be general enough for meeting the needs of the broad range of MMIC circuit types? (For example, can the harmonic balance technique be extended to handle circuits such as oscillators (frequency to be determined) and mixers (two signal sources)?)

We are certain of one thing: increasing effort and resources will be channeled into nonlinear CAD for MMIC's because of its importance in the future success of GaAs MMIC's. It should be most interesting to watch this field develop in the coming years.

REFERENCES

[1] R. A. Pucel, 1984 GaAs IC Symp. Tech. Dig., Oct. 23-25, 1984: pp. 173-176.
[2] W. Shockley, Proc. IRE, 40, November 1952, pp. 1365-1376.
[3] J. A. Turner & B. L. H. Wilson, 1968 Proc. Second Int. GaAs Symp., Paper 30, 1969, pp. 195-204.
[4] P. L. Hower & N. G. Bechtel, IEEE Trans. Elect. Dev., ED-20, March 1973, pp. 213-220.
[5] A. B. Grebene & S. K. Ghandhi, Solid-State Elect., 12, July 1969, pp. 573-589.

[6] K. Lehovec & R. Zuleeg, *Solid-State Elect.*, 16, September 1973, pp. 1047-1054.

[7] M. S. Shur & L. F. Eastman, *IEEE Trans. Elect. Dev.*, ED-25, June 1978, pp. 606-611.

[8] R. A. Pucel, H. A. Haus & H. Statz, *Advances in Electronics and Electron Physics*, 38 (New York: Academic Press), 1975, pp. 195-265.

[9] D. P. Kennedy & R. R. O'Brien, *IBM J. of R&D*, 14, March 1970, pp. 95-116.

[10] M. Reiser, *IEEE Trans. Elect. Dev.*, ED-20, January 1973, pp. 35-45.

[11] J. J. Barnes, R. J. Lomax & G. I. Haddad, *IEEE Trans. Elect. Dev.*, ED-23, September 1976, pp. 1042-1048.

[12] B. Himsworth, *Solid-State Elect.*, 15, December 1972, pp. 1353-1361.

[13] H. L. Grubin, *IEEE Trans. Microwave Theory & Tech.*, MTT-28, May 1980, pp. 442-448.

[14] K. Yamaguchi & H. Kodera, *IEEE Trans. Elect. Dev.*, ED-23, June 1976, pp. 545-553.

[15] A. Madjar and F. J. Rosenbaum, *IEEE Trans. Microwave Theory & Tech.*, MTT-29, August 1981, pp. 781-788.

[16] H. A. Willing, C. Rauscher & P. de Santis, *IEEE Trans. Microwave Theory & Tech.*, MTT-26, December 1978, pp. 1017-1023.

[17] D. L. Peterson, A. M Pavio & B. Kim, *IEEE Trans Microwave Theory & Tech.*, MTT-32, March 1984, pp. 276-281.

[18] Y. Tajima, B. Wrona & K Mishima, *IEEE Trans. Elect. Dev.*, ED-28, February 1981, pp. 171-175.

[19] R. L. Van Tuyl & C. Liechti, *Gallium Arsenide Digital Integrated Circuits*, Tech. Rept. AFAL-TR-74-40, March 1974.

[20] C. Liechti, et al., *GaAs Schottky-Gate Field-Effect Transistor Medium-Scale Integration*, Final Rept. AFWAL-TR-81-1082, Wright-Patterson AFB, Ohio, December 1982.

[21] H. R. Yeager & R. W. Dutton, *IEEE Trans. Elect. Dev.*, ED-33, May 1986, pp. 682-691.

[22] D. Root, presentation and unpublished notes at the Modeling High-Speed GaAs Devices & Nonlinear CAD Workshop, Palo Alto, CA, February 4-5, 1987.

[23] D. E. Ward, *Charge-Based Modeling of Capacitance in MOS Transistors*, Stanford Elect. Labs Rept. G201-11, June 1981.

[24] H. Shichman & D. A. Hodges, *IEEE J. Solid-State Circuits*, SC-3, September 1968, pp. 285-289.

[25] W. R. Curtice, *IEEE Trans. Microwave Theory & Tech.*, MTT-28, May 1980, pp. 448-456.

[26] W. A. White & M. R. Namordi, *Microwaves & RF*, 23, September 1984, pp. 197-200.

[27] D. J. Brown, *IEE Proc.*, 130, Part I, February 1983, pp. 29-32.

[28] S. E. Sussman-Fort, S. Narashiman, and K. Mayaram, *IEEE Trans. Microwave Theory & Tech.*, MTT-32, April 1984, pp. 471-473.

[29] H. Statz, et al., *IEEE Trans. Elect. Dev.*, ED-34, February 1987, pp. 160-169.

[30] T. Takada, et al., *IEEE Trans. Microwave Theory & Tech.*, MTT-30, May 1982, pp. 719-724.

[31] T.-H. Chen & M. S. Shur, *IEEE Trans. Elect. Dev.*, ED-32, May 1985, pp. 883-891.

[32] S. G. Peltan, S. I. Long & S. E. Butner, to be published in the 1987 *Int. Symp. on Circuits & Systems Proc.*, May 1987.

[33] L. E. Larson, *GaAs Switched-Capacitor Filters*, Ph.D. Dissertation, UCLA, 1987.

[34] A. Lipparini, E. Marazzi & V. Rizzoli, *IEEE Trans. Microwave Theory & Tech.*, MTT-30, July 1982, pp. 1050-1058..

[35] V. Rizzoli & A. Lipparini, 1982 IEEE MTT-S *Int. Microwave Symp. Dig.*, Dallas, TX, June 15-17, 1982, pp. 453-455.

[36] V. Rizzoli, C. Cecchetti, A. Lipparini & A. Neri, *IEE Proc.*, special issue on CAD of Microwave Circuits, 133, Part H, October 1986, pp. 385-391.

[37] M. S. Nakhla & J. Vlach, *IEEE Trans. Ckts & Syst.*, CAS-23, February 1976, pp. 85-91.

[38] F. Fillicori, V. A. Monaco & C. Naldi, *IEEE Trans. Microwave Theory & Tech.*, MTT-27, December 1976, pp. 1043-1051.

[39] L. O. Chua & A. Ushida, *IEEE Trans. Ckts & Syst.*, CAS-28, October 1981, pp. 953-971.

[40] M. I. Sobhy et al., 15th *European Microwave Conf. Proc.*, Paris, France, Sept. 9-13, 1985, pp. 925-930.

[41] D. Hente & R. H. Jansen, *IEE Proc.*, special issue on CAD of Microwave Circuits, 133, Part H, October 1986, pp. 351-362.

[42] G. W. Rhyne & M B. Steer, IEEE MTT-S *Int. Microwave Symp. Dig.*, June 4-6, 1985, pp. 401-404.

[43] L. W. Nagel, Electronics Research Lab Rept. ERL-M520, Univ. of Calif., Berkeley, May 1975.

[44] W. T. Weeks et al., *IEEE Trans. Ckts & Syst.*, CT-20, November 1973, pp. 628-634.

[45] R. L Van Tuyl et al., IEEE MTT-S *Int. Microwave Symp. Dig.*, Washington, DC, May 28-30, 1980, pp. 393-394.

[46] H. R. Yeager, presentation and unpublished notes at the Modeling High-Speed GaAs Devices & Nonlinear CAD Workshop, Palo Alto, CA, February 4-5, 1987.

[47] K. Kundert & A. Sangiovanni-Vincentelli, *IEEE Trans. on CAD*, CAD-5, October 1986, pp. 521-532.

[48] M. I. Sobhy & A. K. Jastrzebski, *Int. Solid-State Circuits Conf.*, San Francisco, CA, February 1984, pp. 80-81.